The short-channel effect (SCE) is an important issue in CMOS technology. In this paper, a junctionless (JL) poly-Si nanowire FET (NW-FET) with gated raised source/drain (S/D) was demonstrated to suppress the SCE. The gated raised S/D structure enhances the control of the channel by the gate. Therefore, a JL poly-Si NW-FET with the gated raised S/D exhibits reduced drain-induced barrier lowering and less channel length modulation effect. Additionally, when the gate bias exceeds the flat-band voltage, a JL poly-Si NW-FET with gated raised S/D exhibits a low parasitic S/D resistance owing to the formation of an accumulation layer in its S/D, which is useful for multi-gate-oxide applications. However, the gated raised S/D shows a high gate-induced drain leakage current in the off state. Therefore, the gate electrode of the gated raised S/D must be designed carefully to prevent high off current.
I. INTRODUCTION
Recently, much attention has been paid to the JL FET because it is a promising candidate to overcome the limitations of device scaling [1] , [2] . A large number of studies focus on sub 10 nm devices such as fin-shaped FETs [3] , silicon nanowire FETs [4] - [9] , and ultra-thin body FETs [10] , [11] . Among these sub 10 nm devices, the JL FET has the following advantages over a conventional inversion mode FET: (1) it relieves the limitation of thermal budget owing to no source/drain junctions, (2) the fabrication flow is simplified because lateral diffused drain, pocket implantation, and shallow junction are no longer indispensable, and (3) high immunity to surface scattering at the interface between the oxide and the semiconductor channel because the main conducting path is through the heavily doped silicon bulk [1] .
In conventional planar-bulk technology, SCE improvement has become increasingly difficult with CMOS technology scaling. Multi-gate FET and junctionless FET are wellknown to suppress the SCE. A multi-gate structure enhances the controllability of the channel, and the junctionless FET does not suffer from implantation diffusion in its channel. However, the narrow width of S/D of the multi-gate FET yields a high parasitic S/D resistance [12] , [13] . Our previous work demonstrated JL poly-Si NW-FET with gated raised S/D [14] . The dry etched channel of this JL poly-Si NW-FET with gated raised S/D exhibited a steep subthreshold swing and high immunity to DIBL. However, that work did not clearly explain the main mechanism of high DIBL immunity of JL poly-Si NW-FET with gated raised S/D. In this work, transfer characteristics of JL poly-Si NW-FET with gated raised S/D (G out ) and conventional raised S/D (G in ) are compared, and the results of the experiment indicate the gated raised S/D structure contributes to high DIBL immunity and high current driving capability. To keep up with CMOS technology scaling, the JL FET with the gated raised S/D is a promising device for use in future ultra-short channel FET. Figure 1 displays the process flow of the JL poly-Si NW-FET. The JL poly-Si NW-FET was fabricated by depositing a 400 nm-thick wet oxide on 6 inch Si substrate wafers. The active layer was a 40 nm-thick amorphous Si (a-Si) layer which was deposited by low-pressure chemical vapor deposition (LPCVD) at 550 • C. Then, solid phase crystallization (SPC) process was performed at 600 • C for 24 hours in a nitrogen ambient atmosphere. The active layer was implanted using 30 keV boron difluoride (BF 2 ) ions at a dose of 2 × 10 14 cm -2 to form a P-type device, which was then annealed in a furnace at 600 • C for 4 hours. The nanowires were patterned by e-beam direct writing and transferred by reactive-ion etching (RIE). Subsequently, trench structure was anisotropic etched by time-controlled RIE. In this work, gated raised S/D structure (G out ) and conventional raised S/D structure (G in ) were both fabricated. The gated raised S/D of the G out device was wrapped surrounded by the gate electrode, and a dry oxide layer was thermally grown as a gate oxide layer. Next, a 150 nm-thick in situ doped n + poly-silicon with a phosphorus dosage of 2 × 10 21 cm -3 was deposited as a gate electrode. A 200 nm-thick SiO 2 passivation layer was deposited, and metal contacts were patterned by e-beam direct writing and transferred by RIE. Finally, Al-Si-Cu metallization was performed to a thickness of 300 nm and all samples were sintered at 400 • C in nitrogen ambient for 30 min.
II. FABRICATION

III. RESULTS AND DISCUSSION
A high performance JL NW-FET with P-type ultra-thin polySi channel was demonstrated. This poly-Si channel was deposited on a 400 nm-thick oxide layer, such that the polySi channel was isolated from the Si-substrate. Figure 1 To fabricate the JL poly-Si NW-FET, ten nanowires of thickness=40nm were prepared, and the trench structures of a G out device and a G in device were defined and etched through RIE to thickness=5.7nm. Figure 2 (a) shows the schematic A-A'cross-section (Fig 1(a) ) of the G out device with trench length = 0.6um and the G out structure completely differs from that using conventional CMOS technology. The gate of the G out device controls the channel and the S/D. Figure 2 (b) shows the schematic B-B'cross-section ( Fig. 1(b) ) of the G in device, which was conventional raised S/D structure. Figure 2 (c) displays a high-resolution TEM image of a single nanowire of the G out channel. This shown cross-section is the one in C-C' direction ( Fig. 1(a) ). The width and thickness of the trench channel are 78.4 nm and 5.7 nm, respectively.
Figures 3(a) and 3(b) display a top-view scanning electron microscopic (SEM) image of the active region and the poly gate of the G out device and the G in device with L G = 0.6 µm, respectively. The trench lengths of the G out device and the G in device are 0.6um and 0.85um, respectively. The G in device suffers from high parasitic resistance because its trench length is long. Although the large parasitic S/D resistance of the G in device consumes some of the horizontal voltage, the G in device exhibits a serious DIBL effect and an obvious channel length modulation effect. In contrast, the G out device exhibits high immunity to SCE. The following sections will discuss these improvements on the G out device. Figure 4 (a) displays a top-view atomic force microscopic (AFM) image of the G out device, which shows trench length is 0.6um. Figure 4 (b) displays an AFM image of the trench structure of the G out device. To turn off a JL FET, the semiconductor layer for conducting current must be thin enough to achieve a full depletion region which is formed by the work function difference between the gate and the channel [1] . Therefore, the gate length of the G out device is determined by its trench length and the gate length of the G in device is determined by the length of its gate oxide. Figure 5 plots the drain current (I D ) versus the gate voltage (V G ) for the G out device and the G in device with L G = 0.6 µm at V D =-1V and V S =0V. Figure 5 also presents the V TH and subthreshold swing (SS) of the G out device and the G in device. The SS values of the G out device and the G in device are 145 mv/dec and 203 mv/dec, respectively. Both the G out device and the G in device exhibit high I on /I off ratios of eight orders at V D =-1V. V TH is extracted using constant-current method at I D = 10 -9 A. The NW structure determinates the V TH of JL NW-FET [8] . So the channel thicknesses of the G out device and the G in device are chosen to reach V TH = -1.13V and V TH = -1.37V, respectively. Figure 6 plots I D -V G curves and transconductance (g m ) of the G out device and the G in device. The field-effect mobility was calculated from the maximum transconductance at V D = -0.1V and V S =0V using
The mobility of the G out device and the G in device are 12 cm 2 /V·s and 6 cm 2 /V·s, respectively. Figure 7 plots the drain current (I D ) versus drain voltage (V D ) output characteristics of the G out device and the G in device with L G = 0.6 µm. The total resistance of the G out device, comprising channel resistance and parasitic S/D resistance, is 293k , 104k , and 74k at (V G -V TH )= -1V, -2V, and -3V, respectively. The total resistance of the G in device is 873k , 248k , and 137k at (V G -V TH )= -1V, -2V, and -3V, respectively. The drain current of the G out device exceeds that of the G in device at a high gate bias. When the gate bias of the G out device overcomes the flatband voltage, an accumulation layer is formed in the gated raised S/D. Therefore, two parallel conducting paths, one in the accumulation layer and one in the heavily-doped bulk, markedly reduce the parasitic S/D resistance. Although the G in device exhibits a high total resistance owing to its long trench and poor gate control, the G in device has a higher drain current than the G out device under a high drain bias and (V G -V TH )= -1V, because of the evident channel length modulation effect. In the saturation state, the drain current of the G in device increases with the drain voltage. The depletion region of the G in device in the drain increases with the drain bias because the gate bias is higher than the drain bias and creates a depletion region in drain side of a JL FET. Therefore, the effective gate length of the G in device is reduced at a high drain bias. However, the G out device shows ideal I D -V D output characteristics. In the saturation state, the drain current of the G out device remains constant as the drain voltage increases. This characteristic of the G out device may be because the pinch-off location of the G out device is at the gated raised S/D rather than at the channel. The gated raised S/D of the G out device is surrounded by the gate electrode. Hence, in a G out device, depletion region exists not only in the channel but also in the gated raised S/D. As a result, the depletion region in the gated raised S/D absorbs part of the drain voltage when the drain voltage exceeds (V G -V TH ) in the saturation state. Figure 8 shows the transfer characteristics of the G out device and the G in device measured at V D = -0.5V and V D = -3V. The DIBL of the G out device and the G in device are 19 mV/V and 59 mV/V, respectively. In the preceding discussion, in a G out device, the depletion region in the gated raised S/D consumes part of drain voltage in the saturation state. In the off state, the depletion region in the gated raised drain also consumes some of the drain voltage and prevents the penetration of electric field of the drain into the channel at a high drain bias. Therefore, the height and the length of the potential barrier of the G out device are not reduced at a high drain bias. Consequently, the DIBL of the G out device can be reduced at a high drain bias. In recent research, an ultra-short channel JL FET with L G =3nm with good DIBL and a low off current was demonstrated [11] . The S/D structure of this ultra-short channel JL FET is similar to the gated raised S/D, which the S/D has a gate electrode. Based on that research on ultra-short channel JL FET and the results of the experiment herein, we believe that the JL FET with the gated raised S/D is a promising structure for use in future ultra-short channel FET.
Figures 9(a)-(b) plot I D -V G curves of the G out device and the G in device at various temperatures. In Fig. 9(a)-(b) , the drain current tends to increase with temperature. In a conventional inversion-mode FET, the lattice vibrates more strongly as the temperature increases. Therefore, the drain current of a conventional inversion-mode FET decreases as the temperature increases at a high gate bias. However, in a JL poly-Si NW-FET, the channel doping is very heavy. As the temperature increases, the carrier velocity increases, reducing the influence of the electric force of impurity atoms. This characteristic, called impurity scattering, dominates the carrier transport of a JL poly-Si NW-FET. Therefore, the drain currents of the G out device and the G in device increase with temperature. Notably, the off current of the G out device is much larger than that of the G in device. This high gateinduced drain leakage (GIDL) current in the G out device may arise from the many defects of the poly-Si grain boundary in the gated raised S/D. The GIDL current is caused by band-toband tunneling (BBT) and band-to-defect tunneling (BDT) in a JL poly-Si NW-FET channel [15] . The defects on poly-Si grain boundary increase the BDT. The trench channels of the G out device and the G in device are ultra-thin poly-Si channel of thickness=5.7nm. The number of defects in the ultra-thin channel is much lower than that in the raised S/D. Therefore, the G out device with an additional gate-controlled region in the S/D has a large off current. Additionally, at a high drain bias and zero gate bias, the G out device and the G in device both have a high leakage current in the off state, as shown in Fig. 8 . This high off current also comes from BDT under a large voltage drop between the gate and the drain. However, this high off current in the G out device may not be that serious in a crystal-Si device with gated raised S/D because junctionless crystal-Si FET has a low defect density [15] .
IV. CONCLUSION
A JL poly-Si NW-FET with gated raised source/drain (G out ) was fabricated and characterized. The G out device has a low DIBL and a low channel length modulation effect. Its effective gate control of channel gives high immunity to SCE. Additionally, when the gate bias of the JL poly-Si NW-FET exceeds the flat-band voltage, the G out device exhibits a low parasitic S/D resistance owing to the formation of an accumulation layer in the S/D, which is useful for high voltage operation in multi-gate-oxide applications. However, the G out device with a poly-Si channel has a high GIDL current. Therefore, further optimizations of the gate electrode area of the gated raised S/D are required. But this high GIDL current may not be that serious in a JL crystal-Si FET because its junctionless crystal-Si channel and S/D have a low defect density. Importantly, this JL poly-Si NW-FET which can be simply fabricated is highly favorable for advanced system-on-chip (SOC) and three-dimensional (3-D) stacked ICs applications.
